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Introduction
In order to fully evaluate a future technological choice, single device performance is not enough. Indeed in order to monitor the power consumption (e.g. SRAM leakage); speed of a "realworld" circuit (e.g. loaded circuits), and impact of process dispersion on circuit functionality, a System-Level performance evaluation becomes mandatory. In one hand, the generation of device model for design applications is well known and can be achieved by calibrating full SPICE models on early-silicon data, or by extrapolating models from a technological generation to another. In the other hand, because the fitting parameters are numerous, this approach is extremely time consuming, and difficult to apply to a large range of possible solution (i.e. device architecture change). We propose here a way to rapidly generate pre-sets of data using the MASTAR model, used for the definition of the ITRS Roadmap 2005.This tool can be used by device engineers to be able to get an early evaluation of their devices in circuits, including worst-cases study (dispersion). We will show in a first part that MASTAR model can reproduce silicon data on numerous parameters. In a second part, extrapolation possibility is demonstrated, and finally the example of process dispersion impact evaluation on SRAM cell functionality is given.
Calibration Procedure with MASTAR
Device modelling in MASTAR relies on simple physical equations including Voltage-Doping Transformation [1] for the sub-threshold regime, 1D Airy-function-based quantum calculation for threshold voltage and darkspace corrections, mobility calculation including stress effects, and access resistance calculation based on [2] Moreover, MASTAR can handle FDSOI architecture as well as Double Gate architectures through the use of specific equation-set taking into account both BOX and Silicon thicknesses. In addition, detailed physics module allows computing ballistic correction factor, as well as Si-band structure under stress conditions. The MASTAR model can be found at [4] . Fig. 1 describes how to correctly calibrate MASTAR on silicon-based data. The first step is to describe device geometry and gate stack. The gate leakage improvement factor with respect to SiO2 is adjusted on silicon data. The second step is to use large width device with various Lgate. To determine threshold voltage behaviour on long channel devices both channel doping and gate oxide interface charges can be extracted using the SS and Vth,sat values. Next, Both Vth,sat roll-off and DIBL(Lgate) can be adjusted using junction depth and lateral diffusion factor (Fig. 2) , and the pocket model. Once Vth,sat and SS are correctly modelled, the off-state current Ioff can be adjusted : long channel devices allows fitting total junction leakage (e.g. GIDL) and gate leakage level. On short channel, the value of Ith=Ids(Vth,sat) can adjusted to match the whole Ioff(Lgate) curve (Fig. 3) . Saturation regime shall be described using: access resistance Racc, quantum effects in the inversion charge δVth and mobility model. Racc is calculated using the model described in [2] and dVth is using the calculation of the first confined level into a triangular potential E1, calculated for the nominal channel doping, and such as δVth=(E1-kT)/q. Strain level is modelled through a mobility improvement factor, that may be constant or Lgate dependant (i.e. in the case of a CESL stressor [5] ). As a result IDsat(Lgate) curve can be easily fitted (Fig 4) . Finally, Width dependence effects are modelled: Vth,sat(W) is using a VDT description and IDsat(W) is using model described in [6] ), see Fig.5 . Both high-Vth nMOS and pMOS have been successfully modelled using MASTAR. Moreover, lower Vth devices can be extrapolated by only changing the long channel doping, leading to a full model of triple Vth platform Ion/Ioff trade-off comparison with silicon is shown in Fig. 6 . Using these parameters, devices were generated by reprogramming MASTAR in a BSIM3 model card. As a result both static curves Id-Vd (Fig.7) ,Id-Vg and Ring Oscillator performance (Fig.8) are comparable to the standard SPICE models.
Predictive Simulation and comparison with Silicon Data
From the previous model, we extrapolated the model to a shrinked MOSFET using thinner gate oxide, lower Vdd and modified channel, halos and S/D extension implantations. Only those parameters were modified in MASTAR. The obtained result is in very good agreement with the Silicon data ( Fig. 9) , showing the predictivity of the tool. Moreover, dynamic performance of a Ring Oscillator was also evaluated and found in good agreement with experimental results (Fig.10) Dispersion and Corner device generation Fast, typical and slow devices can be generated from the previous model to be imported into a circuit simulator. Example of worst case variation Vth(L) , IDsat(L). is shown on fig 11. As an example, the simulation of the SNM of a 0.248µm² SRAM cell was performed using various worst cases combinations for Pull-Up, Pull-down and Pass Gate devices. Calculated butterfly curve results are show on Fig.  12 .
Conclusion Using the physics-based MASTAR model with a reduced number of fitting parameters, we show the possibility for device engineers to easily and rapidly generate first-order pre-spice models that can be used in circuit simulator, in order to assess new architecture performances. Moreover, this can be extended to the study of the impact of process dispersion on circuit functionality.
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